

IN THE CLAIMS

1. (Cancel)

2. (Currently amended) Method for testing a testable electronic device having a first plurality of test arrangements and a second plurality of test arrangements, the method comprising the steps of: serially communicating first test data between a first shift register and a first test data channel, and at least partially simultaneous therewith, serially communicating second test data between a second shift register and a second test data channel; and parallelly communicating the first test data between the first plurality of test arrangements and the first shift register, and at least partially simultaneous therewith, parallelly communicating the second test data between the second plurality of test arrangements and the second shift register. A method as claimed in claim 1, comprising the further steps of copying the first test data (102, 106) from the first shift register (110, 410) into a first buffer register (120, 420) and copying the second test data (104, 108) from the second shift register (130, 430) into a second buffer register (140, 440).

3. (Currently amended) A method as claimed in claim 1, wherein: the step of serially communicating the first test data (102) is directed from the first test data channel (202, 402) to the first shift register (110, 210, 410); the step of serially communicating the second test data (104) is directed from the second test data channel (204, 404) to the second shift register (130, 230, 430); the step of parallelly communicating the first test data (102) is directed from the first shift register (110, 210, 410) to the first plurality of test arrangements; and the step of parallelly communicating the second test data (104) is directed from the second shift register (130, 230, 430) to the second plurality of test arrangements.

4. (Currently amended) A method as claimed in claim 3, comprising the further steps of: parallelly receiving first test result data (106) from the first plurality of test arrangements in a third shift register (150, 250, 450), and at least partially simultaneous therewith,

parallelly receiving second test result data (108) from the second plurality of test arrangements in a fourth shift register (170, 270, 470); and serially submitting the first test result data (106) from the third shift register (150, 250, 450) to a third test data channel (206, 406), and at least partially simultaneous therewith, serially submitting the second test result data (108) from the fourth shift register (170, 270, 470) to a fourth test data channel (208, 408).

5. (Cancel)

6. (Cancel)

7. (Cancel)

8. (Cancel)

9. (Cancel)

10. (Cancel)

11. (Cancel)

12. (Currently amended) Test apparatus for testing a testable electronic device having a first plurality of test arrangements and a second plurality of test arrangements, the test apparatus comprising: a first test data channel and a second test data channel; a first shift register coupled to the first test data channel for serially communicating first test data with the first test data channel, and for parallelly communicating the first test data with the first plurality of test arrangements; and a second shift register coupled to the second test data channel for serially communicating second test data with the second test data channel at least partially simultaneous with the serial communication of the first test data and for parallelly communicating the second test data with the second plurality of test arrangements at least partially simultaneous with the parallel communication of the first

~~test data~~A test apparatus (400) as claimed in claim 12, wherein the first shift register (410) is coupled to a first buffer register (420), and the second shift register (430) is coupled to a second buffer register (440).

13. (Currently amended) A test apparatus (400) as claimed in claim 13~~12~~, wherein the first shift register (410) and the second shift register (430) are responsive to a first clock (CLK1) and the first buffer register (420) and the second buffer register (440) are responsive to a second clock (CLK2).

14. (Currently amended) A test apparatus (400) as claimed in claim 12, wherein the first shift register (410) is arranged to communicate the first test data from the first test channel (402) to the first plurality of test arrangements, and the second shift register (430) is arranged to communicate the second test data from the second test channel (404) to the second plurality of test arrangements, and wherein the test apparatus (400) further comprises: a third test channel (406) and a fourth test channel (408); a third shift register (450) coupled to the third test data channel (406) for serially submitting first test result data to the third test data channel (406), and for parallelly receiving the first test result data from the first plurality of test arrangements; and a fourth shift register (470) coupled to the fourth data channel (408) for serially submitting second test result data to the fourth test data channel (408) at least partially simultaneous with the serial submission of the first test result data, and for parallelly receiving the second test result data from the second plurality of test arrangements at least partially simultaneous with the parallel reception of the first test result data.

15. (Currently amended) A test apparatus (400) as claimed in claim 14, the test apparatus (400) further comprising: a first plurality of tri-state buffers (480), each tri-state buffer from the first plurality of tri-state buffers (480) coupling an output of the first shift register (410) to an input of the third shift register (450); and a second plurality of tri-state buffers (490), each tri-state buffer from the second plurality of tri-state buffers (490) coupling an output of the second shift register (430) to an input of the fourth shift register (470).